

PREESM Documentation

Workflow Tasks Documentation

Last update for PREESM version 2.13.0

DESNOS Karol, NEZAN Jean-François, PELCAT Maxime
(contact: contact@preesm.org)

August 22, 2018

Contents

Acronyms	1
1 How to Read this Document	3
2 Graph transformation	4
2.1 Static PiMM to IBSDF	4
2.2 Hierarchy Flattening	5
2.3 Single-Rate Transformation	6
2.4 Data-parallel Transformation	7
3 Graph Exporters	8
3.1 SDF Exporter	8
3.2 DAG Exporter	9
4 Static Mapping Scheduling	10
4.1 List Scheduler	10
4.2 FAST Scheduler	12
5 Memory optimization	13
5.1 MEG Builder	13
5.2 MEG Update with Scheduling Information	14
5.3 Memory Bounds Estimator	15
5.4 Serial Memory Bounds Estimator	16
5.5 Buffer Merging: Memory Script Runner	17
5.6 Memory Allocation	19
6 Code Generation	22
6.1 Static Code Generation	22
7 Exporter/Importer for Third-Party Dataflow Frameworks	23
7.1 SDF3 Exporter	23
7.2 SDF3 Importer	24
7.3 DIF Exporter	24
7.4 Promela Exporter	25
8 Analysis	27
8.1 Gantt Display	27
8.2 Gantt Exporter	28
8.3 Memory Bounds Estimator	29

Acronyms

DAG Directed Acyclic Graph. 9, 13

Fifo First-In, First-Out queue. 6, 25

IBSDF Interface Based Synchronous Dataflow (SDF). 4, 5, 6, 8, 9

MEG Memory Exclusion Graph. 13, 14, 15, 16, 19, 20, 21

PE Processing Element. 19, 22

PiSDF Parameterized and Interfaced SDF. 4, 8, 9

SDF Synchronous Dataflow. 2, 4, 5, 6, 7, 8, 9, 23, 25

SDF3 SDF For Free. 23

How to Read this Document

Graphic Element	Brief Description
	Description of the purpose of the workflow task in one sentence.
	Plugin identifier ID associated to the workflow task. In order to use the presented workflow task, add a new task to a workflow using PREESM, edit the property of the new workflow task, and set the "plugin identifier" field of the "Basic" property tab with the value given in this cell.


Parameters	Description	
<i>Param1</i>	Description of what this parameter does.	
	Value	Effect
	value1	Description of the effect of this parameter value.
	value2	Description of the effect of this parameter value.

Description
Detailed description of the workflow task including references to associated papers (if any).

Documented Errors
None

Graph transformation

Static PiMM to IBSDf


Graphic Element	Brief Description
	Transforms a static PiSDF Graph into an equivalent IBSDf graph.
	Plugin identifier
	<code>org.ietr.preesm.experiment.pimm2sdf.StaticPiMM2SDFTask</code>

Parameters	Description
	None

Description
<p>In PREESM, since version 2.0.0, the Parameterized and Interfaced SDF (PiSDF) model of computation is used as the frontend model in the graphical editor of dataflow graphs. This model makes it possible to design dynamically reconfigurable dataflow graphs where the value of parameters, and production/consumption rates depending on them, might change during the execution of the application. In former versions, the Interface Based SDF (IBSDf) model of computation was used as the front end model for application design. Contrary to the PiSDF, the IBSDf is a static model of computation where production and consumption rates of actors is fixed at compile-time.</p> <p>The purpose of this workflow task is to transform a static PiSDF graph into an equivalent IBSDf graph. A static PiSDF graph is a PiSDF graph where dynamic reconfiguration features of the PiSDF model of computation are not used.</p> <p>See also: IBSDf [15], PiSDF [5]</p>

Documented Errors
None

Hierarchy Flattening

Graphic Element	Brief Description
	Transforms a hierarchical IBSDf graph into an equivalent SDF graph.
	Plugin identifier
	<code>org.ietr.preesm.plugin.transforms.flat_hierarchy</code>

Parameters	Description	
<i>depth</i>	This parameter is used to select the number of hierarchy levels that will be flattened by the workflow task.	
	Value	Effect
	0	The input IBSDf graph is copied to the output port of the workflow task with no modification.
	$n \in \mathbb{N}^+$	The first n levels of the hierarchical IBSDf graph are flattened.
	$n < 0$	All levels are flattened (up to $2^{31} - 1$)

Description
<p>The purpose of this workflow task is to flatten several levels of the hierarchy of an IBSDf graph and produce an equivalent SDF graph.</p> <p>A hierarchical IBSDf graph is a graph where the internal behavior of some actors is described using another IBSDf subgraph instead of a C header file.</p> <p>When applying this transformation, hierarchical IBSDf actors of the first n levels of hierarchy are replaced with the actors of the IBSDf subgraph with which these hierarchical actors are associated.</p> <p>See also: IBSDf [15]</p>

Documented Errors
<p>Inconsistent Hierarchy, graph can't be flattened</p> <p>Flattening of the IBSDf graph was aborted because one of the graph composing the application, at the top level or deeper in the hierarchy, was not consistent.</p> <p>See also: Graph consistency [11].</p>

Single-Rate Transformation


Graphic Element	Brief Description
Single-rate Transformation SDF	Transforms an SDF graph into an equivalent single-rate SDF graph.
	Plugin identifier
	<code>org.ietr.preesm.plugin.transforms.sdf2hsdf</code>

Parameters	Description						
<i>ExplodeImplode-Suppr</i>	<i>(Deprecated: use at your own risks)</i> This parameter makes it possible to remove most of the <i>explode</i> and <i>implode</i> actors that are inserted in the graph during the single-rate transformation. The resulting SDF graph is an ill-constructed graph where a single data input/output port of an actor may be connected to several First-In, First-Out queues (FIFOs).						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td><code>false</code></td> <td>(default) The suppression of explode/implode special actors is not activated.</td> </tr> <tr> <td><code>true</code></td> <td>The suppression of explode/implode special actors is activated.</td> </tr> </tbody> </table>	Value	Effect	<code>false</code>	(default) The suppression of explode/implode special actors is not activated.	<code>true</code>	The suppression of explode/implode special actors is activated.
Value	Effect						
<code>false</code>	(default) The suppression of explode/implode special actors is not activated.						
<code>true</code>	The suppression of explode/implode special actors is activated.						

Description
<p>The purpose of this task is to transform an SDF graph — which is actually an IBSDF graph in PREESM— into an equivalent single-rate SDF graph.</p> <p>A single-rate SDF graph is a graph where each actor of the original SDF graph is duplicated as many times as its number of firings per iteration of the original graph. The purpose of this transformation is to reveal of the implicit data-parallelism of the original SDF graph.</p> <p>Special actors, called <i>explode</i> and <i>implode</i> actors, may be automatically inserted in the single-rate SDF graph resulting from this transformation. The purpose of these actors is to distribute (resp. gather) data-tokens produced (resp. consumed) on a single input (resp. output) port of an actor in order to send them to several consumer actors (resp. to receive them from several producer actors).</p> <p>See also: Single-rate transformation [16], Special actors [7]</p>

Documented Errors
<p>Graph not valid, not schedulable</p> <p>Single-rate transformation of the SDF graph was aborted because the top level was not consistent, or it was consistent but did not contained enough delays — i.e. initial data tokens — to make it schedulable.</p> <p>See also: Graph consistency [11].</p>

Data-parallel Transformation

Graphic Element	Brief Description
	Detect wheter an SDF graph is data-parallel and provide its data-parallel equivalent Single-Rate SDF and its re-timing information.
	Plugin identifier
	<code>fi.abo.preesm.dataparallel.DataParallel</code>

Parameters	Description
	None

Description
<p>An SDF graph is data-parallel when for each actor of the SDF graph, all of its instances can be executed at the same time. For instance, all strictly acyclic SDF graphs are data-parallel. This task increases the scope of this analysis to generic SDF graphs.</p> <p>The task analyses an input SDF graph and reports if it is data-parallel by analysing each strongly connected component of the graph. If a strongly connected component requires a re-timing transformation for it to be data-parallel, then the transformation is carried out such that the corresponding strongly connected component in the output single-rate SDF (see Section. 2.3) is data-parallel. The re-timing transformation modifies the delays in the original SDF graph such that the final single-rate SDF output is data-parallel.</p> <p>However, if a strongly connected component of the SDF is not data-parallel, then the plugin reports the actors of this strongly connected component. In this case, the strongly connected component at the output single-rate SDF graph is same as that of the single-rate transformation on the original SDF.</p> <p>The data-structure INFO describes mapping of delays in original FIFO to delays in the transformed SDF. This non-trivial initialization of delays in FIFOs is represented using SDF-like graphs where FIFO initialization function is represented as an actor. The data-structure INFO is provided for sake of completion and is not being used by other plugins. The data-structure INFO can change in future based on the design of the initialization of the FIFOs.</p> <p>See also: Implementation details [9]</p>

Documented Errors
<p>DAGComputationBug</p> <p>There is a bug in implementation due to incorrect assumption. Report the bug by opening an issue and attaching the graph that caused it.</p>

Graph Exporters

SDF Exporter

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px; display: inline-block;"> SDF Exporter SDF </div>	Create a new *.graphml file containing the exported SDF graph.
	Plugin identifier
	org.ietr.preesm.plugin.exportXml.sdf4jgml

Parameters	Description	
<i>path</i>	Path of the directory within which the exported *.graphml file will be created. If the specified directory does not exist, it will be created.	
	Value	Effect
	path/in/proj	<p>Path within the PREESM project containing the workflow where the "SDF Exporter" task is instantiated. Even if the workflow of a PREESM project <i>A</i> is executed with a scenario from a different project <i>B</i>, the *.graphml file will be generated within the specified directory of project <i>A</i>.</p> <p>Exported SDF graphs will be named automatically, usually using the same name as the original SDF graph processed by the workflow. If a graph with this name already exists in the given path, it will be overwritten.</p> <p>Example: Algo/generated/singlerate</p>
path/in/proj/ name.graphml	<p>Path within the PREESM project containing the workflow where the "SDF Exporter" task is instantiated. Even if the workflow of a PREESM project <i>A</i> is executed with a scenario from a different project <i>B</i>, the *.graphml file will be generated within the specified directory of project <i>A</i>.</p> <p>Exported SDF graph will be named using the string with the graphml extension at the end of the given path. If a graph with this name already exists in the given path, it will be overwritten.</p> <p>Example: Algo/generated/singlerate/myexport.graphml</p>	

Description

The purpose of this task is to create a new *.graphml file containing where the exported IBSDF graph will be written. The exported graph can then be visualized and exported using the former PREESM graph editor for IBSDF graph, which was replaced with the PiSDF graph editor since version 2.0.0 (See 2.1). This task is generally used to export intermediary graphs generated at different step of a workflow execution. For example, to visualize the SDF graph resulting from the flattening of an IBSDF graph (See 2.2), or to understand the parallelism that was exposed by the single-rate transformation (See 2.3).

Documented Errors

Path <given path> is not a valid path for export. <reason>
The value set for parameter *path* is not a valid path in the project.

DAG Exporter

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px; display: inline-block;"> DAG Exporter DAG </div>	Create a new *.graphml file containing the exported Directed Acyclic Graph (DAG).
	Plugin identifier
	org.ietr.preesm.mapper.exporter.DAGExportTransform

Parameters	Description
<i>path</i>	See SDF Exporter task 3.1
<i>openFile</i>	<i>(Deprecated)</i>

Description
<p>The purpose of this task is to create a new *.graphml file containing where the exported DAG will be written. The exported graph can then be visualized and exported using the former PREESM graph editor for IBSDf graph, which was replaced with the PiSDF graph editor since version 2.0.0 (See 2.1). This task is generally used to export intermediary graphs generated by the mapping and scheduling tasks of the workflow (See 4).</p>

Documented Errors
<p>Path <given path> is not a valid path for export. <reason> The value set for parameter <i>path</i> is not a valid path in the project.</p>

Static Mapping Scheduling

List Scheduler

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> <p style="text-align: center;">List Scheduler</p> <p>architecture ABC</p> <p>scenario DAG</p> <p>SDF</p> </div>	Map and schedule the dataflow graph on the architecture.
	Plugin identifier
	<code>org.ietr.preesm.plugin.mapper.listscheduling</code>

Parameters	Description	
<i>Check</i>	Specify whether an automated verification of the mapping validity should be performed. This verification should be activated when trying to develop a new scheduling algorithm, but can be deactivated for Preesm users.	
	Value	Effect
	True	Activate the verification.
	false	Deactivate verification.
<i>balanceLoads</i>	Specify whether the mapping and scheduling algorithm should try to distribute the computational load fairly among cores. Computational load is measured as the amount of time during which a processing element is executing an actor.	
	Value	Effect
	true	Load balancing will be an objective of the mapping algorithm.
	false	Load balancing will not be an objective of the mapping algorithm. Only minimizing the graph iteration latency will be.
<i>edgeSchedType</i>	Specify which strategy the scheduling algorithm should use to order the communications.	
	Value	Effect
	Simple	<i>description missing</i>
	Switcher	<i>description missing</i>
Advanced	<i>description missing</i>	

Parameters	Description	
<i>simulatorType</i>	Control the accuracy/complexity tradeoff of the simulator used to minimize latency of the scheduling algorithm.	
	Value	Effect
	LooselyTimed	The loosely-timed ABC that accounts for task times of operators and transfer costs on PN and CN. However, it does not consider transfer contention (ignoring the difference between Parallel and Contention Nodes in the S-LAM architecture).
	ApproximatelyTimed	The approximately-timed ABC that associates each inter-core contention node with a constant rate and simulates contentions on CNs.
	AccuratelyTimed	The accurately-timed ABC that includes the set-up time necessary to initialize a parallel transfer controller such as Texas Instruments Enhanced Direct Memory Access (EDMA). This set-up time is scheduled in the core which triggers the transfer.
	InfiniteHomogeneous	The infinite homogeneous ABC which is a special ABC that performs an algorithm execution simulation on a homogeneous architecture containing an infinite number of cores with main type. It may be noted that for this study, the main core type of an S-LAM architecture is defined in the input scenario. This ABC enables the extraction of the critical path of the graph.
	CommConten	<i>description missing</i>
DynamicQueueing	<i>description missing</i>	

Description

Schedules the algorithm on the architecture using the Kwok List scheduling heuristic. This implementation of the scheduling algorithm is based on the ABC scheduler.

See also: List scheduling [10], ABC scheduler [14].

Documented Errors

None

FAST Scheduler

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> <p>FAST Scheduler</p> <p>architecture ABC</p> <p>scenario DAG</p> <p>SDF</p> </div>	Map and schedule the dataflow graph on the architecture using an iterative algorithm.
	Plugin identifier
	<code>org.ietr.preesm.plugin.mapper.fast</code>

Parameters	Description	
<i>Check</i>	see List Scheduler (Section 4.1).	
<i>balanceLoads</i>	see List Scheduler (Section 4.1).	
<i>edgeSchedType</i>	see List Scheduler (Section 4.1).	
<i>simulatorType</i>	see List Scheduler (Section 4.1).	
<i>fastTime</i>	Specify for how long the FAST algorithm will iteratively search for better a scheduling, if not already interrupted manually by the user.	
	Value	Effect
	$n \in \mathbb{N}^*$	Timeout value in seconds.
<i>fastLocal-SearchTime</i>	<i>Description missing.</i>	
	Value	Effect
	$n \in \mathbb{N}^*$	Time in seconds.
<i>displaySolutions</i>	Specify whether Gantt diagrams of intermediate schedules found iteratively by the algorithm should be displayed.	
	Value	Effect
	true	Intermediate Gantt diagrams are displayed. May be slow for large applications.
	false	Intermediate Gantt diagrams are not displayed.

Description
Schedules the algorithm on the architecture using the Kwok FAST scheduling heuristic. This implementation of the scheduling algorithm is based on the ABC scheduler.
See also: FAST scheduling [10], ABC scheduler [14].

Documented Errors
None

Memory optimization

MEG Builder

Graphic Element	Brief Description
MEG Builder DAG MemEx scenario	Builds the Memory Exclusion Graph (MEG) modeling the memory allocation constraints.
	Plugin identifier
	org.ietr.preesm.memory.exclusiongraph.MemoryExclusion-GraphBuilder

Parameters	Description						
<i>Verbose</i>	How verbose will this task be during its execution. In verbose mode, the task will log the start and completion time of the build, as well as characteristics (number of memory objects, density of exclusions) of the produced MEG.						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td>false</td> <td>(Default) The task will not log information.</td> </tr> <tr> <td>true</td> <td>The task will log build and MEG information.</td> </tr> </tbody> </table>	Value	Effect	false	(Default) The task will not log information.	true	The task will log build and MEG information.
Value	Effect						
false	(Default) The task will not log information.						
true	The task will log build and MEG information.						
<i>supprForkJoin</i>	<i>(Deprecated) When activated, the DAG used to build the MEG is pre-processed to remove all fork/join (aka. explode/implode) actors. Compatibility of the produced MEG with other workflow tasks is not guaranteed, and known to be non-functional for code generation tasks.</i>						
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td>false</td> <td>(Default) Feature is not activated.</td> </tr> <tr> <td>true</td> <td>Feature is activated.</td> </tr> </tbody> </table>	Value	Effect	false	(Default) Feature is not activated.	true	Feature is activated.
Value	Effect						
false	(Default) Feature is not activated.						
true	Feature is activated.						

Description
<p>The memory allocation technique used in PREESM is based on a Memory Exclusion Graph (MEG). A MEG is a graph whose vertices model the memory objects that must be allocated in memory in order to run the generated code. In the current version of PREESM, each of these memory objects corresponds either to an edge of the Directed Acyclic Graph (DAG) or to a buffer corresponding to "delays" of the graph that store data between executions of a schedule. In the MEG, two memory objects are linked by an edge (called an exclusion) if they can not be allocated in overlapping memory spaces.</p> <p>See also: MEG [2].</p>

Documented Errors
None

MEG Update with Scheduling Information

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> <p style="text-align: center; margin: 0;">MEG Updater</p> <p style="margin: 0;">DAG MemEx</p> <p style="margin: 0;">MemEx</p> </div>	Relax memory allocation constraints of the MEG using scheduling information.
	Plugin identifier
	<code>org.ietr.preesm.memory.exclusiongraph.MemExUpdater</code>

Parameters	Description	
<i>Verbose</i>	How verbose will this task be during its execution. In verbose mode, the task will log the start and completion time of the update, as well as characteristics (number of memory objects, density of exclusions) of the MEGs both before and after the update.	
	Value	Effect
	<code>false</code>	(Default) The task will not log information.
	<code>true</code>	The task will log build and MEG information.
<i>supprForkJoin</i>	<i>(Deprecated) See MEG Builder 5.1.</i>	
<i>Update with MemObject lifetime</i>	Specify what kind of precedence information should be used when updating the MEG.	
	Value	Effect
	<code>false</code>	(Default) Only data precedence and scheduling order are taken into account to update the MEG.
	<code>true</code>	Update the MEG with precedence and timing information from the schedule. This option will produce a valid allocation only if the runtime of the actors is constant and identical to the one used by the scheduler. Small variations of the actors runtime may corrupt the memory allocation.

Description

The MEG used in PREESM can be updated with scheduling information to remove exclusions between memory objects and make better allocations possible.

See also: MEG update [3].

Documented Errors

None

Memory Bounds Estimator

Graphic Element	Brief Description
Memory Bounds Estimator MemEx	Compute bounds of the amount of memory needed to allocate the MEG
	Plugin identifier <code>org.ietr.preesm.memory.bounds.MemoryBoundsEstimator</code>

Parameters	Description								
<i>Verbose</i>	How verbose will this task be during its execution. In verbose mode, the task will log the name of the used solver, the start and completion time of the bound estimation algorithm. Computed bounds are always logged, even if the verbose parameter is set to <code>false</code> .								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td><code>false</code></td> <td>(Default) The task will not log information.</td> </tr> <tr> <td><code>true</code></td> <td>The task will log build and MEG information.</td> </tr> </tbody> </table>	Value	Effect	<code>false</code>	(Default) The task will not log information.	<code>true</code>	The task will log build and MEG information.		
	Value	Effect							
	<code>false</code>	(Default) The task will not log information.							
<code>true</code>	The task will log build and MEG information.								
<i>Solver</i>	Specify which algorithm is used to compute the lower bound.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td><code>Heuristic</code></td> <td>(Default) Heuristic algorithm described in [2] is used. This technique find an approximate solution.</td> </tr> <tr> <td><code>Ostergard</code></td> <td>Östergård's algorithm [12] is used. This technique finds an optimal solution, but has a potentially exponential complexity.</td> </tr> <tr> <td><code>Yamaguchi</code></td> <td>Yamaguchi et al.'s algorithm [18] is used. This technique finds an optimal solution, but has a potentially exponential complexity.</td> </tr> </tbody> </table>	Value	Effect	<code>Heuristic</code>	(Default) Heuristic algorithm described in [2] is used. This technique find an approximate solution.	<code>Ostergard</code>	Östergård's algorithm [12] is used. This technique finds an optimal solution, but has a potentially exponential complexity.	<code>Yamaguchi</code>	Yamaguchi et al.'s algorithm [18] is used. This technique finds an optimal solution, but has a potentially exponential complexity.
	Value	Effect							
	<code>Heuristic</code>	(Default) Heuristic algorithm described in [2] is used. This technique find an approximate solution.							
<code>Ostergard</code>	Östergård's algorithm [12] is used. This technique finds an optimal solution, but has a potentially exponential complexity.								
<code>Yamaguchi</code>	Yamaguchi et al.'s algorithm [18] is used. This technique finds an optimal solution, but has a potentially exponential complexity.								

Description
<p>The analysis technique presented in [2] can be used in PREESM to derive bounds for the amount of memory that can be allocated for an application. The upper bound corresponds to the worst memory allocation possible for an application. The lower bound is a theoretical value that limits the minimum amount of memory that can be allocated. By definition, the lower bound is not always reachable, which means that it might be impossible to find an allocation with this optimal amount of memory. The minimum bound is found by solving the Maximum Weight Clique problem on the MEG. This task provides a convenient way to evaluate the quality of a memory allocation.</p> <p>See also: Memory Bounds [2, 3].</p>

Documented Errors
None

Serial Memory Bounds Estimator

Graphic Element	Brief Description
Serial Memory Bounds MEGs	Compute bounds of the amount of memory needed to allocate the MEGs
	Plugin identifier
	<code>org.ietr.preesm.memory.bounds.SerialMemoryBounds- Estimator</code>

Description
This task computes the memory bounds (see Memory Bound Estimator Task 5.3) for several MEGs, like the one produced by the Memory Allocation task 5.6.

Buffer Merging: Memory Script Runner

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> <p style="text-align: center;">Memory Scripts</p> <p>DAG MemEx</p> <p>scenario</p> <p>MemEx</p> </div>	Executes the memory scripts associated to actors and merge buffers.
	Plugin identifier
	<code>org.ietr.preesm.memory.script.MemoryScriptTask</code>

Parameters	Description	
<i>Check</i>	Verification policy used when checking the applicability of the memory scripts written by the developer and associated to the actor. More information on forbidden buffer matching patterns in [7].	
	Value	Effect
	Thorough	Will generate error messages with a detailed description of the source of the error. This policy should be used when writing memory scripts for the first time.
	Fast	All errors in memory script are still detected, but error messages are less verbose. This verification policy is faster than the Thorough policy.
	None	No verification is performed. Use this policy to speed up workflow execution once all memory scripts have been validated.
<i>Data alignment</i>	Option used to force the allocation of buffers with aligned addresses. The data alignment property should always have the same value as the one set in the properties of the <i>Memory Allocation</i> task (See 5.6).	
<i>Log Path</i>	Specify whether, and where, a log of the buffer matching optimization should be generated. Generated log are in the markdown format, and provide information on all matches created by scripts as well as which match could be applied by the optimization process.	
	Value	Effect
	<code>path/file.txt</code>	The path given in this property is relative to the "Code generation directory" defined in the executed scenario.
	<i>empty</i>	No log will be generated.
<i>Verbose</i>	Verbosity of the workflow task.	
	Value	Effect
	True	The workflow task will be verbose in the console.
	False	The workflow task will be more quiet in the console.

Description

Executes the memory scripts associated to actors and merge buffers. The purpose of the memory scripts is to allow Preesm to allocate input and output buffers of certain actors in overlapping memory range.
--

See also: Buffer merging [7]

Documented Errors

None

Memory Allocation

Graphic Element	Brief Description
Memory Allocation MemEx MEGs	Perform the memory allocation for the given MEG.
	Plugin identifier
	<code>org.ietr.preesm.memory.allocation.MemoryAllocatorTask</code>

Parameters	Description	
<i>Verbose</i>	Verbosity of the task.	
	Value	Effect
	True	Detailed statistics of the allocation process are logged.
	False	Logged information is kept to a minimum.
<i>Allocator(s)</i>	Specify which memory allocation algorithm(s) should be used. If the string value of the parameters contains several algorithm names, all will be executed one by one.	
	Value	Effect
	Basic	Each memory object is allocated in a dedicated memory space. Memory allocated for a given object is not reused for other.
	BestFit	Memory objects are allocated one by one; allocating each object to the available space in memory whose size is the closest to the size of the allocated object. If MEG exclusions permit it, memory allocated for a memory object may be reused for others.
	FirstFit	Memory objects are allocated one by one; allocating each object to the first available space in memory whose size is the large enough to allocate the object. If MEG exclusions permit it, memory allocated for a memory object may be reused for others.
	DeGreef	Algorithm adapted from [1]. If MEG exclusions permit it, memory allocated for a memory object may be reused for others.
<i>Distribution</i>	Specify which memory architecture should be used to allocate the memory.	
	Value	Effect
	SharedOnly	(Default) All memory objects are allocated in a single memory bank accessible to all Processing Elements (PEs).
	Distributed-Only	Each PE is associated to a private memory bank that no other PE can access. (Currently not supported by code generation.)
	Mixed	Both private memory banks and a shared memory can be used for allocating memory.
	MixedMerged	Same as mixed, but the memory allocation algorithm favors buffer merging over memory distribution.

Parameters	Description	
<i>Best/First Fit order</i>	When using FirstFit or BestFit memory allocators, this parameter specifies in which order the memory objects will be fed to the allocation algorithm. If the string value associated to the parameters contains several order names, all will be executed one by one.	
	Value	Effect
	ApproxStable-Set	Memory objects are sorted into disjoint stable sets. Stable sets are formed one after the other, each with the largest possible number of object. Memory objects are fed to the allocator set by set and in the largest first order within each stable set.
	ExactStable-Set	Similar to "ApproxStableSet". Stable set are built using an exact algorithm instead of a heuristic.
	LargestFirst	Memory objects are allocated in decreasing order of their size.
	Shuffle	Memory objects are allocated in a random order. Using the "Nb of Shuffling Tested" parameter, it is possible to test several random orders and only keep the best memory allocation.
<i>Data alignment</i>	Memory objects are allocated in scheduling order of their "birth". The "birth" of a memory object is the instant when its memory would be allocated by a dynamic allocator. This option can be used to mimic the behavior of a dynamic allocator. (Only available for MEGs updated with scheduling information).	
	Option used to force the allocation of buffers (i.e. Memory objects) with aligned addresses. The data alignment property should always have the same value as the one set in the properties of the <i>Memory Scripts</i> task (See 5.5).	
	Value	Effect
	None	No special care is taken to align the buffers in memory.
	Data	All buffers are aligned on addresses that are multiples of their size. For example, a 4 bytes integer is aligned on 4 bytes address.
Fixed:=n	Where $n \in \mathbb{N}^*$. This forces the allocation algorithm to align all buffers on addresses that are multiples of n bytes.	
<i>Nb of Shuffling Tested</i>	Number of random order tested when using the Shuffle value for the <i>Best/First Fit order</i> parameter.	
	Value	Effect
	$n \in \mathbb{N}^*$	Number of random order.
<i>Merge broadcasts</i>	(Deprecated) Merge memory objects corresponding to outputs of Broadcast actors. This feature was replaced by the more generic Memory Scripts.	

Description

Workflow task responsible for allocating the memory objects of the given MEG.

See also: Memory Allocation Algorithms [3], Distributed Memory Allocation [6], Broadcast Merging [4].

Documented Errors

The obtained allocation was not valid because mutually exclusive memory objects have overlapping address ranges. The allocator is not working.

<List of memory objects>

When checking the result of a memory allocation, two memory objects linked with an exclusion in the MEG were allocated in overlapping memory spaces. The error is caused by an invalid memory allocation algorithm and should be corrected in the source code.

The obtained allocation was not valid because there were unaligned memory objects. The allocator is not working.

<List of memory objects>

When checking the result of a memory allocation, some memory objects were found not to respect the *Data alignment* parameter. The error is caused by an invalid memory allocation algorithm and should be corrected in the source code.

Code Generation

Static Code Generation

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> Code Generation MEGs DAG scenario architecture </div>	Generate code for the application deployment resulting from the workflow execution.
	Plugin identifier <code>org.ietr.preesm.codegen.xtend.task.CodegenTask</code>

Parameters	Description								
<i>Printer</i>	Specify which printer should be used to generate code. Printers are defined in PREESM source code using an extension mechanism that make it possible to define a single printer name for several targeted architecture. Hence, depending on the type of PEs declared in the architecture model, PREESM will automatically select the associated printer class, if it exists.								
	<table border="1"> <thead> <tr> <th>Value</th> <th>Effect</th> </tr> </thead> <tbody> <tr> <td>C</td> <td>Print C code and shared-memory based communications. Currently compatible with x86, c6678, and arm architectures.</td> </tr> <tr> <td>InstrumentedC</td> <td>Print C code instrumented with profiling code, and shared-memory based communications. Currently compatible with x86, c6678 architectures.</td> </tr> <tr> <td>XML</td> <td>Print XML code with all informations used by other printers to print code. Compatible with x86, c6678.</td> </tr> </tbody> </table>	Value	Effect	C	Print C code and shared-memory based communications. Currently compatible with x86, c6678, and arm architectures.	InstrumentedC	Print C code instrumented with profiling code, and shared-memory based communications. Currently compatible with x86, c6678 architectures.	XML	Print XML code with all informations used by other printers to print code. Compatible with x86, c6678.
Value	Effect								
C	Print C code and shared-memory based communications. Currently compatible with x86, c6678, and arm architectures.								
InstrumentedC	Print C code instrumented with profiling code, and shared-memory based communications. Currently compatible with x86, c6678 architectures.								
XML	Print XML code with all informations used by other printers to print code. Compatible with x86, c6678.								

Description
This workflow task is responsible for generating code for the application deployment resulting from the workflow execution.

Documented Errors
None

Exporter/Importer for Third-Party Dataflow Frameworks

SDF3 Exporter

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px;"> <p style="text-align: center;">SDF3 Exporter</p> <p>SDF architecture scenario</p> </div>	Export a *.xml file conforming the SDF For Free (SDF3) format.
	<p>Plugin identifier</p> <p>org.ietr.preesm.algorithm.exportSdf3Xml.Sdf3Exporter</p>

Parameters	Description	
<i>path</i>	Path of the exported *.xml file. If the specified directory does not exist, it will not be created.	
	Value	Effect
	path/in/proj/ name.xml	Path within the PREESM project containing the workflow where the "SDF3 Exporter" task is instantiated. Exported SDF graph will be named using the string with the xml extension at the end of the given path. If a graph with this name already exists in the given path, it will be overwritten. Example: Code/generated/sdf3/myexport.xml

Description
<p>This task generates SDF3 code modeling the given SDF graph. SDF modeling in SDF3 follow the specification introduced by Stuijk et al. in [17].</p> <p>Known Limitations: Here is a list of known limitations of the SDF3 importation process: Only SDF graphs can be imported, Actors of the SDF cannot be implemented on more than one processor type, Timings cannot depend on parameters since SDF3 does not support parameterized SDF.</p>

Documented Errors
None

SDF3 Importer

DIF Exporter

Promela Exporter

Graphic Element	Brief Description
<div style="background-color: #e6f2ff; padding: 5px; border: 1px solid #000;"> Promela Exporter SDF scenario </div>	Generate a *.pml file modeling the given SDF graph.
	Plugin identifier org.ietr.preesm.algorithm.exportPromela.PromelaExporter


Parameters	Description
<i>path</i>	Path of the exported *.pml file. If the specified directory does not exist, it will not be created.
	Value
	path/in/proj/ name.pml
	Effect
	Path within the PREESM project containing the workflow where the "Promela Exporter" task is instantiated. Exported SDF graph will be named using the string with the pml extension at the end of the given path. If a graph with this name already exists in the given path, it will be overwritten. Example: Code/generated/promela/myexport.pml
<i>FIFO allocation policy</i>	This parameter is used to select how FIFOs will be allocated in memory in the generated Promela code.
	Value
	Separated
	Effect
	<i>(Default)</i> Each FIFO is assumed to be allocated in a dedicated, separate memory space. The total amount of memory needed to run the application is the sum of the maximum number of data tokens stored in all FIFOs during an SDF graph iteration.
	Shared
	All FIFOs are assumed to be allocated in a shared memory space. The total amount of memory needed to run the application is the maximum number of data tokens stored in all FIFOs during an SDF graph iteration.
<i>Synchronous production/consumption</i>	This parameter is used to select how SDF actor firings are modeled in the generated *.pml file
	Value
	true
	Effect
	<i>(Default)</i> When an SDF actor is executed, data tokens are consumed on its input ports and produced on its output ports simultaneously. This means that produced and consumed tokens are not present in input and output FIFOs simultaneously.
	false
	When an SDF actor is executed, data tokens are consumed on its input ports and later produced on its output ports in two separate, non-simultaneous steps.

Description
This task generates Promela code modeling the given SDF graph. SDF modeling in Promela follow the specification introduced by Geilen et al. in [8].

Documented Errors
None

Analysis

Gantt Display


Graphic Element	Brief Description
	Displays the result of a mapping/scheduling algorithm as a Gantt diagram.
	Plugin identifier <code>org.ietr.preesm.plugin.mapper.plot</code>

Parameters	Description
None	

Description
<p>When executed, this workflow task opens a new tab in PREESM where the result of a mapping/scheduling workflow task is displayed. The tab itself consists of three subtabs containing: a Gantt diagram, statistics on the computational load of each core, and a speedup assessment chart.</p> <p>See also: Speedup assessment chart [13].</p>

Documented Errors
None

Gantt Exporter

Graphic Element	Brief Description
	This task exports scheduling results as a *.pgantt file that can be viewed using the <i>ganttDisplay</i> viewer.
	Plugin identifier
	org.ietr.preesm.stats.exporter.StatsExporterTask

Parameters	Description	
<i>path</i>	Path of the exported *.pgantt file. If the specified directory does not exist, it will not be created.	
	Value	Effect
	/path/in/proj	Path within the PREESM project containing the workflow where the "Gantt Exporter" task is instantiated. Exported Gantt will be named as follows: /path/in/proj/<scenario_name>_stats.pgantt. If a graph with this name already exists in the given path, it will be overwritten.

Description
<p>This task exports scheduling results as a *.pgantt file that can be viewed using the <i>ganttDisplay</i> viewer. The exported *.pgantt file uses the XML syntax.</p> <p>See also: ganttDisplay project: https://github.com/preesm/preesm-apps/tree/master/GanttDisplay.</p>

Documented Errors
None

Memory Bounds Estimator

See Section 5.3.

Bibliography

- [1] E. De Greef, F. Catthoor, and H. De Man. Array placement for storage size reduction in embedded multimedia systems. *ASAP*, 1997.
- [2] K. Desnos, M. Pelcat, J.-F. Nezan, and S. Aridhi. Memory bounds for the distributed execution of a hierarchical synchronous data-flow graph. In *Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XII), 2012 International Conference on*, 2012.
- [3] K. Desnos, M. Pelcat, J.-F. Nezan, and S. Aridhi. Pre-and post-scheduling memory allocation strategies on MPSoCs. In *Electronic System Level Synthesis Conference (ESLsyn)*, 2013.
- [4] K. Desnos, M. Pelcat, J.-F. Nezan, and S. Aridhi. Memory analysis and optimized allocation of dataflow applications on shared-memory MPSoCs. *Journal of Signal Processing Systems, Springer*, 2014.
- [5] K. Desnos, M. Pelcat, J.-F. Nezan, S.S. Bhattacharyya, and S. Aridhi. PiMM: Parameterized and interfaced dataflow meta-model for MPSoCs runtime reconfiguration. In *Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), 2013 International Conference on*, pages 41–48. IEEE, 2013.
- [6] Karol Desnos, Maxime Pelcat, Jean-François Nezan, and Slaheddine Aridhi. Distributed memory allocation technique for synchronous dataflow graphs. In *Signal Processing System (SiPS), Workshop on*, pages 1–6. IEEE, 2016.
- [7] Karol Desnos, Maxime Pelcat, Jean-François Nezan, and Slaheddine Aridhi. On memory reuse between inputs and outputs of dataflow actors. *ACM Transactions on Embedded Computing Systems*, 15(30):25, January 2016.
- [8] Marc Geilen, Twan Basten, and Sander Stuijk. Minimising buffer requirements of synchronous dataflow graphs with model checking. In *Design Automation Conference*, pages 819–824, NY, USA, 2005. ACM.
- [9] Sudeep Kanur, Johan Lilius, and Johan Ersfolk. Detecting data-parallel synchronous dataflow graphs. Technical Report 1184, 2017.
- [10] Yu-Kwong Kwok. High-performance algorithms for compile-time scheduling of parallel processors. 1997.
- [11] E.A. Lee and D.G. Messerschmitt. Synchronous data flow. *Proceedings of the IEEE*, 75(9):1235 – 1245, sept. 1987.
- [12] Patric R. J. Östergård. A new algorithm for the maximum-weight clique problem. *Nordic J. of Computing*, 8(4):424–436, December 2001.
- [13] Maxime Pelcat. *Prototypage Rapide et Génération de Code pour DSP Multi-Coeurs Appliqués à la Couche Physique des Stations de Base 3GPP LTE*. PhD thesis, INSA de Rennes, 2010.
- [14] Maxime Pelcat, Pierrick Menuet, Slaheddine Aridhi, and Jean-François Nezan. Scalable compile-time scheduler for multi-core architectures. In *Proceedings of the Conference on Design, Automation and Test in Europe*, pages 1552–1555. European Design and Automation Association, 2009.

- [15] J. Piat, S.S. Bhattacharyya, and M. Raulet. Interface-based hierarchy for synchronous data-flow graphs. In *SiPS Proceedings*, 2009.
- [16] J.L. Pino, S.S. Bhattacharyya, and E.A. Lee. *A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs*. Electronics Research Laboratory, College of Engineering, University of California, 1995.
- [17] S. Stuijk, M. Geilen, and T. Basten. Sdf3: Sdf for free. In *Sixth International Conference on Application of Concurrency to System Design (ACSD'06)*, pages 276–278, June 2006.
- [18] K. Yamaguchi and S. Masuda. A new exact algorithm for the maximum weight clique problem. In *23rd International Conference on Circuit/Systems, Computers and Communications (ITC-CSCC'08)*, 2008.